Synchronizers
// ------------------------------------ // single-bit module synchronizer_single ( input wire i_clk, input wire i_resetn, input wire i_d, output wire o_q ); reg sync1; reg sync2; always @( posedge i_clk or negedge i_resetn ) if( !i_resetn ) begin sync1